Computation on Stochastic Bit Streams
Digital Image Processing Case Studies
Peng Li, Student Member, IEEE, David J. Lilja, Fellow, IEEE, Weikang Qian, Member, IEEE, Kia Bazargan, Senior Member, IEEE, and Marc D. Riedel, Senior Member, IEEE

Abstract—Maintaining the reliability of integrated circuits as transistor sizes continue to shrink to nanoscale dimensions is a significant looming challenge for the industry. Computation on stochastic bit streams, which could replace conventional deterministic computation based on a binary radix, allows similar computation to be performed more reliably and often with less hardware area. Prior work discussed a variety of specific stochastic computational elements (SCEs) for applications such as artificial neural networks and control systems. Recently, very promising new SCEs have been developed based on finite-state machines (FSMs). In this paper, we introduce new SCEs based on FSMs for the task of digital image processing. We present five digital image processing algorithms as case studies of practical applications of the technique. We compare the error tolerance, hardware area, and latency of stochastic implementations to those of conventional deterministic implementations using binary radix encoding. We also provide a rigorous analysis of a particular function, namely the stochastic linear gain function, which had only been validated experimentally in prior work.

Index Terms—Digital image processing, fault tolerance, finite state machine (FSM), stochastic computing.

I. INTRODUCTION

FUTURE device technologies, such as nanoscale CMOS transistors, are expected to become ever more sensitive to system and environmental noise and to process, voltage, and thermal variations [1], [2]. Conventional design methodologies typically overdesign systems to ensure error-free results. For example, at the circuit level, transistor sizes and the operational voltage can be increased in critical circuits to better tolerate the impacts of noise. At the architecture level, fault-tolerant techniques, such as triple modular redundancy (TMR), can further enhance system reliability. The tradeoff for the fault tolerance is typically more hardware resources. As device scaling continues, this overdesign methodology will consume even more hardware resources, which can limit the advantages of further scaling.

In the paradigm of computation on stochastic bit streams, logical computations are performed on values encoded in randomly streaming bits [3]–[9]. The technique can gracefully tolerate high levels of errors. Furthermore, complex operations can often be performed with remarkably simple hardware. The images in Fig. 1 illustrate the fault-tolerance capability of this technique for the kernel density estimation (KDE)-based image segmentation algorithm. A stochastic implementation is compared to both a conventional deterministic implementation and a TMR-based implementation [10]. As the soft error injection rate increases, the output of the conventional deterministic implementation rapidly degrades until the image is no longer recognizable. The TMR-based implementation, shown in the second row of the figure, can tolerate higher soft error rates, although its output also degrades until the image is unrecognizable. The last row, however, shows that the implementation using stochastic bit streams is able to produce the correct output even at higher error rates.

The concept of computation on stochastic bit streams was first introduced in the 1960s by Gaines [3]. He discussed basic stochastic computational elements (SCEs) such as multiplication and (scaled) addition. These SCEs can be implemented using very simple combinational logic. For example, multiplication can be implemented using an AND gate, and (scaled) addition can be implemented using a multiplexer. Subsequently, researchers developed SCEs using sequential logic to implement more sophisticated operations such as division, the exponentiation function, and the tanh function [4]. These SCEs were used in applications such as artificial neural networks (ANNs), control systems, and communication systems. For example, Brown and Card [4] implemented the soft competitive learning algorithm, and Zhang et al. [11] implemented a proportional-integral (PI) controller for an induction motor drive. Low-density parity-check (LDPC) decoders used in communication systems have been implemented stochastically [12]–[17]. Recently, novel SCEs have been proposed based on finite-state machines (FSMs) for functions such as absolute value, exponentiation on an absolute value, comparison, and a two-parameter stochastic linear gain [18].

In this paper, we discuss the application of such SCEs for specific digital image processing algorithms as case studies for the technique. The algorithms are image edge detection, median filter-based noise reduction, image contrast stretching, frame difference-based image segmentation, and KDE-based image segmentation. We analyze the error tolerance of the technique and compare it to conventional techniques based
The images in the top row are generated by a conventional deterministic implementation. The images in the second row are generated by the conventional implementation with a TMR-based approach. The images in the bottom row are generated using a stochastic implementation [10]. Soft errors are injected at a rate of (a) 0%, (b) 1%, (c) 2%, (d) 5%, (e) 10%, (f) 15%, and (g) 30%.

In the bipolar coding format, the range of a real number $x$ is extended to $-1 \leq x \leq 1$; however, the probability that each bit in the stream is a “1” is $P(X = 1) = x + 1/2$. For example, the same random stream of bits used above, 0100010100, will represent $x = -0.4$ in the bipolar coding format.

Some interface circuits, such as the digital-to-stochastic converter proposed by Brown and Card [4] and the randomizer unit proposed by Qian et al. [19], can be used to convert a digital value $x$ to a stochastic bit stream $X$. A counter, which counts the number of “1” bits in the stochastic bit stream, can be used to convert the stochastic bit stream back to the corresponding digital value [4], [19].

With stochastic computing, some basic arithmetic operations can be very simply implemented using combinational logic, such as multiplication, scaled addition, and scaled subtraction. More complex arithmetic operations can be implemented using sequential logic, such as the exponentiation and tanh functions. We will introduce each of these SCEs as follows.

**II. STOCHASTIC COMPUTATIONAL ELEMENTS**

Before we introduce the SCEs, it is necessary to explain some basic concepts in stochastic computing, including coding formats and conversion approaches. In stochastic computing, computation in the deterministic Boolean domain is transformed into probabilistic computation in the real domain [3], [4]. Gaines [3] proposed both a unipolar coding format and a bipolar coding format for stochastic computing. These two coding formats are the same in essence, and can coexist in a single system. The tradeoff between these two coding formats is that the bipolar format can deal with negative numbers directly, while given the same bit stream length $L$, the precision of the unipolar format is twice that of the bipolar format.

In the unipolar coding format, a real number $x$ in the unit interval (i.e., $0 \leq x \leq 1$) corresponds to a bit stream $X$. The probability that each bit in the stream is a “1” is $P(X = 1) = x$. For example, the value $x = 0.3$ would be represented by a random stream of bits such as 0100010100, where 30% of the bits are “1” and the remainder are “0.”

In the bipolar coding format, the range of a real number $x$ is extended to $-1 \leq x \leq 1$; however, the probability that each bit in the stream is a “1” is $P(X = 1) = x + 1/2$. For example, the same random stream of bits used above, 0100010100, will represent $x = -0.4$ in the bipolar coding format.

Some interface circuits, such as the digital-to-stochastic converter proposed by Brown and Card [4] and the randomizer unit proposed by Qian et al. [19], can be used to convert a digital value $x$ to a stochastic bit stream $X$. A counter, which counts the number of “1” bits in the stochastic bit stream, can be used to convert the stochastic bit stream back to the corresponding digital value [4], [19].

With stochastic computing, some basic arithmetic operations can be very simply implemented using combinational logic, such as multiplication, scaled addition, and scaled subtraction. More complex arithmetic operations can be implemented using sequential logic, such as the exponentiation and tanh functions. We will introduce each of these SCEs as follows.

**A. Multiplication**

Multiplication can be implemented using an AND gate for the unipolar coding format or an XNOR gate for the bipolar coding format, which had been explained by Brown and Card [4].

**B. Scaled Addition and Subtraction**

In stochastic computing, we cannot compute general addition or subtraction, because these operations can result a value greater than 1 or less than 0, which cannot be represented as a probability value. Instead, we perform scaled addition and subtraction. As shown in Fig. 2, we can implement scaled addition using a multiplexer (MUX) for both the unipolar and the bipolar coding formats, and scaled subtraction using a NOT gate and a MUX. In Fig. 2(a), with the unipolar coding format, the values represented by the stream $A$, $B$, $S$, and $C$ are $a = P(A = 1)$, $b = P(B = 1)$, $s = P(S = 1)$, and...
coding format. Based on the logic function of the circuit

\[ f(x) = 2 \]

we have

\[ \text{output} = 2 \]

implementing this function is shown in Fig. 3. It has totally

\[ \text{MUX and a NOT gate.} \]

Thus, we have

\[ s \]

are

\[ \text{MUX,} \]

we have

\[ s \]

\[ s \]

\[ e \]

\[ c \]

\[ c = P(C = 1) \]

Thus, with the unipolar coding format, the computation performed by a MUX is the scaled addition of the two inputs \( a \) and \( b \), with a scaling factor of \( s \) for \( a \) and \( 1 - s \) for \( b \).

In Fig. 2(b), the values of the stochastic bit streams \( A, B, \) and \( C \) are encoded with the bipolar coding format. However, the value of the stochastic bit stream \( S \) is encoded with the unipolar coding format. Thus, we have

\[ a = 2P(A = 1) - 1, \]

\[ b = 2P(B = 1) - 1, \]

and

\[ c = 2P(C = 1) - 1. \]

Note that we still have

\[ s = P(S = 1). \]

Based on the logic function of the MUX, we have

\[ P(C = 1) = P(S = 1) \cdot P(A = 1) + P(S = 0) \cdot P(B = 1) \]

i.e.,

\[ \frac{c + 1}{2} = s \cdot \frac{a + 1}{2} + (1 - s) \cdot \frac{b + 1}{2}. \]

Thus, we still have

\[ c = s \cdot a + (1 - s) \cdot b. \]

The scaled subtraction can be implemented with a MUX and a \( \text{NOT} \) gate, as shown in Fig. 2(c). However, it only works for bipolar coding because subtraction can result negative output value and the unipolar coding format cannot represent negative values. Similar to the case of scaled addition with the bipolar coding, the stochastic bit streams \( A, B, \) and \( C \) use the bipolar coding format and the stochastic bit stream \( S \) uses the unipolar coding format. Based on the logic function of the circuit

\[ P(C = 1) = P(S = 1) \cdot P(A = 1) + P(S = 0) \cdot P(B = 0) \]

i.e.,

\[ \frac{c + 1}{2} = s \cdot \frac{a + 1}{2} + (1 - s) \cdot \frac{1 - b}{2}. \]

Thus, we have

\[ c = s \cdot a - (1 - s) \cdot b. \]

It can be seen that, with the bipolar coding format, the computation performed by a MUX and a \( \text{NOT} \) gate is the scaled subtraction with a scaling factor of \( s \) for \( a \) and \( 1 - s \) for \( b \).

\[ \text{C. Stochastic Exponentiation Function} \]

The stochastic exponentiation function was developed by Brown and Card [4]. The state transition diagram of the FSM implementing this function is shown in Fig. 3. It has totally

\[ N \]

states, which are \( S_0, S_1, \ldots, \) and \( S_{N-1}. \) \( X \) is the input of this state machine. The output \( Y \) of this state machine only depends on the current state \( S_i \) \( (0 \leq i \leq N - 1). \) If \( i \leq N - G - 1 \) \( (G \ll N), \) \( Y = 1; \) else \( Y = 0. \) Assume that the input \( X \) is a Bernoulli sequence. Define the probability that each bit in the input stream \( X \) is one to be \( P_X, \) and the probability that each bit in the corresponding output stream \( Y \) is one to be \( P_Y. \) Define \( x \) to be the bipolar coding of the bit stream \( X, \) and \( y \) to be the unipolar coding of the bit stream \( Y \)

\[ x = 2P_X - 1, \quad y = P_Y. \]

Brown and Card [4] proposed that

\[ y \approx \begin{cases} e^{-2Gx}, & 0 < x \leq 1 \\ 1, & -1 \leq x \leq 0. \end{cases} \tag{1} \]

The corresponding proof can be found in [18].

\[ \text{D. Stochastic Exponentiation on an Absolute Value} \]

Based on the stochastic exponentiation function proposed by Brown and Card [4], Li and Lilja [10] developed a stochastic exponentiation function on an absolute value

\[ y = e^{-2G|x|} \tag{2} \]

where \( x \) is the bipolar coding of the bit stream \( X, \) and \( y \) is the unipolar coding of the bit stream \( Y. \) The state transition diagram of the FSM is shown in Fig. 4. Note that \( G \ll N. \) The proof of this function can be found in [10].
The stochastic tanh function was also developed by Brown and Card [4]. The state transition diagram of the FSM implementing this function is shown in Fig. 5. If \( x \) and \( y \) are the bipolar coding of the bit streams \( X \) and \( Y \), respectively, i.e., \( x = 2P_X - 1 \) and \( y = 2P_Y - 1 \), Brown and Card [4] proposed that the relationship between \( x \) and \( y \) was

\[
y = \frac{e^{x/N} - e^{-x/N}}{e^{x/N} + e^{-x/N}}.
\]

The corresponding proof can be found in [18]. In addition, Li and Lilja [18] proposed to use this function to implement a stochastic comparator. Indeed, the stochastic tanh function approximates a threshold function if \( N \) approaches infinity

\[
\lim_{N \to \infty} P_Y = \begin{cases} 
0, & 0 \leq P_X < 0.5 \\
0.5, & P_X = 0.5 \\
1, & 0.5 < P_X \leq 1.
\end{cases}
\]

The stochastic comparator is built based on the stochastic tanh function and the scaled subtraction as shown in Fig. 6. \( P_S = 0.5 \) in the selection bit \( S \) of the MUX denotes a stochastic bit stream in which half of its bits are ones. Note that the input of the stochastic tanh function is the output of the scaled subtraction. Based on this relationship, the function of the circuit shown in Fig. 6 is

\[
if \ (P_A < P_B) \ then \ P_Y \approx 0; \ else \ P_Y \approx 1
\]

where \( P_A, P_B, \) and \( P_Y \) are the probabilities of “1”s in the stochastic bit streams \( A, B, \) and \( Y \), respectively.

### E. Stochastic Tanh Function

The stochastic tanh function was also developed by Brown and Card [4]. The state transition diagram of the FSM implementing this function is shown in Fig. 5. If \( x \) and \( y \) are the bipolar coding of the bit streams \( X \) and \( Y \), respectively, i.e., \( x = 2P_X - 1 \) and \( y = 2P_Y - 1 \), Brown and Card [4] proposed that the relationship between \( x \) and \( y \) was

\[
y = \frac{e^{x/N} - e^{-x/N}}{e^{x/N} + e^{-x/N}}.
\]

The corresponding proof can be found in [18]. In addition, Li and Lilja [18] proposed to use this function to implement a stochastic comparator. Indeed, the stochastic tanh function approximates a threshold function if \( N \) approaches infinity

\[
\lim_{N \to \infty} P_Y = \begin{cases} 
0, & 0 \leq P_X < 0.5 \\
0.5, & P_X = 0.5 \\
1, & 0.5 < P_X \leq 1
\end{cases}
\]

The stochastic comparator is built based on the stochastic tanh function and the scaled subtraction as shown in Fig. 6. \( P_S = 0.5 \) in the selection bit \( S \) of the MUX denotes a stochastic bit stream in which half of its bits are ones. Note that the input of the stochastic tanh function is the output of the scaled subtraction. Based on this relationship, the function of the circuit shown in Fig. 6 is

\[
if \ (P_A < P_B) \ then \ P_Y \approx 0; \ else \ P_Y \approx 1
\]

where \( P_A, P_B, \) and \( P_Y \) are the probabilities of “1”s in the stochastic bit streams \( A, B, \) and \( Y \), respectively.

### F. Stochastic Linear Gain Function

Brown and Card [4] also introduced another FSM-based SCE to compute the linear gain function [4]. The state transition diagram of this FSM is shown in Fig. 7. Note that this FSM has two inputs, \( X \) and \( K \). The input \( K \), which is also a stochastic bit stream, is used to control the linear gain. Brown and Card [4] only empirically demonstrated that the configuration in Fig. 7 performs the linear gain function stochastically. However, if we define \( P_K \) as the probability that each bit in the stream \( K \) is “1,” the relationship between \( P_K \) and the value of the linear gain was not provided in their previous work. Li and Lilja [18] showed that (without proof) the configuration in Fig. 7 performs the following function:

\[
P_Y = \begin{cases} 
0, & 0 \leq P_X \leq \frac{P_K}{1 + P_K} \\
\frac{1 + P_K}{1 - P_K} \cdot (1 - P_K), & \frac{P_K}{1 + P_K} \leq P_X \leq \frac{1}{1 + P_K} \\
1, & \frac{1}{1 + P_K} \leq P_X \leq 1
\end{cases}
\]

In this paper, we give the corresponding proof in the Appendix.

### G. Two-Parameter Stochastic Linear Gain Function

Based on the stochastic linear gain function proposed by Brown and Card [4], Li and Lilja [18] developed a two-parameter linear gain function, which can control both the slope and the position of the linear gain. The circuit is shown in Fig. 8. If we define

\[
g_l = \max \begin{cases} 
0, & P_C - \frac{1 - P_K}{1 + P_K} \\
1, & P_C + \frac{1 - P_K}{1 + P_K}
\end{cases}
\]

\[
g_r = \min \begin{cases} 
0, & P_C - \frac{1 - P_K}{1 + P_K} \\
1, & P_C + \frac{1 - P_K}{1 + P_K}
\end{cases}
\]

where \( P_C \) and \( P_K \) are the probabilities of “1”s in the stochastic bit streams \( C \) and \( K \), the circuit in Fig. 8 performs the
The state transition diagram is shown in Fig. 9. The output of this two-parameter stochastic linear gain function is moved based on this relationship. It can be seen that the center of scaled subtraction. Thus, the above equation can be proved based on this relationship. It can be seen that the center of this state machine is only determined by the current state $S_i$ ($0 \leq i \leq N - 1$). If $0 \leq i < N/2$ and $i$ is even, or $N/2 \leq i \leq N - 1$ and $i$ is odd, $Y = 1$; else $Y = 0$. The approximate function is

$$y = |x|$$

where $x$ and $y$ are the bipolar coding of $P_X$ and $P_Y$. The proof of this function can be found in [18].

### III. Stochastic Implementations of Image Processing Algorithms

In this section, we use five digital image processing algorithms as case studies to demonstrate how to apply the SCEs introduced in the previous section in practical applications. These algorithms are image edge detection, median filter-based noise reduction, image contrast stretching, frame difference-based image segmentation, and KDE-based image segmentation [20], [21]. We use a 16-state finite-state machine (FSM) to compute the absolute value, and 32-state FSMS to compute the tanh function, the exponentiation function, and the linear gain function in all the five algorithms.

#### A. Edge Detection

Classical methods of edge detection involve convolving the image with an operator (a 2-D filter), which is constructed to be sensitive to large gradients in the image while returning values of zero in uniform regions [20]. There are a large number of edge detection operators available, each designed to be sensitive to certain types of edges. Most of these operators can be efficiently implemented by the SCEs introduced in this paper. Here we consider only Robert’s cross operator as shown in Fig. 10 as an example [20].

This operator consists of a pair of $2 \times 2$ convolution kernels. One kernel is simply the other rotated by $90^\circ$. An approximate magnitude is computed using: $G = |G_X| + |G_Y|$

$$s_{i,j} = \frac{1}{2}(|r_{i,j} - r_{i+1,j+1}| + |r_{i,j+1} - r_{i+1,j}|)$$

where $r_{i,j}$ is the pixel value at location $(i, j)$ of the original image and $s_{i,j}$ is the pixel value at location $(i, j)$ of the processed image. Note that the coefficient 1/2 is used to scale $s_{i,j}$ to [0, 255], which is the range of the grayscale pixel value. The conventional implementation of this algorithm is shown in Fig. 11(a).

The stochastic implementation of this algorithm is shown in Fig. 11(b), in which $P_{r_{i,j}}$ is the probability of “1”s in the stochastic bit stream which is converted from $r_{i,j}$, i.e., $P_{r_{i,j}} = r_{i,j}/256$. So are $P_{r_{i+1,j+1}}$, $P_{r_{i,j+1}}$, and $P_{r_{i+1,j+1}}$. Suppose that, under the bipolar encoding, the values represented by the stochastic bit streams $Pr_{i,j}$, $P_{r_{i+1,j+1}}$, $P_{r_{i,j+1}}$, and $P_{r_{i+1,j+1}}$ are $a_{r_{i,j}}$, $a_{r_{i+1,j+1}}$, $a_{r_{i,j+1}}$, and $a_{r_{i+1,j+1}}$, respectively. Then, based on the circuit, we have

$$a_{s_{i,j}} = \frac{1}{4}(|a_{r_{i,j}} - a_{r_{i+1,j+1}}| + |a_{r_{i,j+1}} - a_{r_{i+1,j+1}}|).$$

Because $a_{s_{i,j}} = 2P_{s_{i,j}} - 1$ and $a_{r_{i,j}} = 2P_{r_{i,j}} - 1$ ($a_{r_{i+1,j+1}}$, $a_{r_{i,j+1}}$, $a_{r_{i+1,j+1}}$ are defined in the same way), we have

$$P_{s_{i,j}} = \frac{1}{4}(|P_{r_{i,j}} - P_{r_{i+1,j+1}}| + |P_{r_{i,j+1}} - P_{r_{i+1,j+1}}| + \frac{1}{2}$$

$$= \frac{s_{i,j}}{512} + \frac{1}{2}.$$
A hardware implementation of a 3 × 3 median filter based on a sorting network.

Fig. 12. Hardware implementation of the 3 × 3 median filter based on a sorting network.

Based on this circuit, we can implement the sorting network shown in Fig. 12 stochastically.

B. Noise Reduction Based on the Median Filter

The median filter replaces each pixel with the median of neighboring pixels. It is quite popular because, for certain types of random noise (such as salt-and-pepper noise), it provides excellent noise-reduction capabilities, with considerably less blurring than the linear smoothing filters of a similar size [20]. A hardware implementation of a 3 × 3 median filter based on a sorting network is shown in Fig. 12. Its basic unit and the corresponding conventional implementation are shown in Fig. 13, which is used to sort two inputs in ascending order.

The stochastic version of this basic unit is shown in Fig. 14, which is implemented by the stochastic comparator introduced in Section II-E with a few modifications. In Fig. 14, if \( P_A > P_B, P_S \approx 1 \), the probability of “1”s in the output of “MUX1” is \( P_A \), which is the minimum of \( (P_A, P_B) \), and the probability of “1”s in the output of “MUX2” is \( P_A \), which is the minimum of \( (P_A, P_B) \); if \( P_A < P_B, P_S \approx 0 \), the probability of “1”s in the output of “MUX1” is \( P_B \), which is the minimum of \( (P_A, P_B) \), and the probability of “1”s in the output of “MUX2” is \( P_B \), which is the maximum of \( (P_A, P_B) \); if \( P_A = P_B, P_S \approx 0.5 \), both the probabilities of “1”s in the outputs of MUX1 and MUX2 should be very close to \( P_A + P_B/2 = P_A = P_B \).

The median filter replaces each pixel with the median of neighboring pixels. It is quite popular because, for certain types of random noise (such as salt-and-pepper noise), it provides excellent noise-reduction capabilities, with considerably less blurring than the linear smoothing filters of a similar size [20]. A hardware implementation of a 3 × 3 median filter based on a sorting network is shown in Fig. 12. Its basic unit and the corresponding conventional implementation are shown in Fig. 13, which is used to sort two inputs in ascending order.

The stochastic version of this basic unit is shown in Fig. 14, which is implemented by the stochastic comparator introduced in Section II-E with a few modifications. In Fig. 14, if \( P_A > P_B, P_S \approx 1 \), the probability of “1”s in the output of “MUX1” is \( P_A \), which is the minimum of \( (P_A, P_B) \), and the probability of “1”s in the output of “MUX2” is \( P_A \), which is the minimum of \( (P_A, P_B) \); if \( P_A < P_B, P_S \approx 0 \), the probability of “1”s in the output of “MUX1” is \( P_B \), which is the minimum of \( (P_A, P_B) \), and the probability of “1”s in the output of “MUX2” is \( P_B \), which is the maximum of \( (P_A, P_B) \); if \( P_A = P_B, P_S \approx 0.5 \), both the probabilities of “1”s in the outputs of MUX1 and MUX2 should be very close to \( P_A + P_B/2 = P_A = P_B \).

### C. Contrast Stretching

Image contrast stretching, or normalization, is used to increase the dynamic range of the gray levels in an image. One of the typical transformations used for contrast stretching and the corresponding conventional implementation are shown in Fig. 15.

It can be seen that a closed-form expression of the piecewise linear gain function shown in Fig. 15(a) is

\[
s = \begin{cases} 
0, & 0 \leq r \leq a \\
\frac{255}{b-a} \cdot (r - 0.5 \cdot (a + b)) + 128, & a < r < b \\
255, & b \leq r \leq 255.
\end{cases}
\]  

(6)

The conventional implementation of the above function is shown in Fig. 15(b), which includes some complex arithmetic circuits such as subtractor and multiplier. However, this function can be efficiently implemented stochastically using the two-parameter stochastic linear gain function introduced in Fig. 8 of Section II-G. In that circuit, we set

\[
P_X = \frac{r}{255}, \quad P_Y = \frac{510 + a - b}{510 - a + b}, \quad P_C = \frac{a + b}{510}
\]

and then

\[
P_Y = \begin{cases} 
0, & 0 \leq P_X \leq \frac{a}{255} \\
\frac{a}{255} + \frac{1}{2}, & \frac{a}{255} < P_X < \frac{b}{255} \\
1, & \frac{b}{255} \leq P_X \leq 1.
\end{cases}
\]

It can be seen that \( P_Y = \frac{a}{255} \). Thus, by counting the number of “1”s in the output bit stream, we can convert it back to \( s \).

### D. Frame Difference-Based Image Segmentation

If we define the value of a pixel at the current frame as \( X_t \), and the value of a pixel at the same location of the previous frame as \( X_{t-1} \), the frame difference-based image segmentation uses the difference between \( X_t \) and \( X_{t-1} \) to see if it is greater than a predefined threshold \( Th \). If yes, the pixel at the current frame is set to the foreground; otherwise, it is set to the background.
The stochastic implementation and the conventional implementation of this algorithm are shown in Fig. 17. In the stochastic implementation, we set

$$P_{X_t} = \frac{X_t}{255}, \quad P_{X_{t-1}} = \frac{X_{t-1}}{255}, \quad P_{Th} = \frac{Th}{510} + \frac{1}{2}$$

and then the probability ($P_D$) of the “1”s in the output bit stream of the stochastic absolute value function is

$$P_D = \frac{|X_t - X_{t-1}|}{510} + \frac{1}{2}.$$ 

Notice that we convert the bipolar encodings into the probabilities of “1”s in the bit stream. The bit stream $P_Y$ is the output of the stochastic comparator with inputs $P_D$ and $P_{Th}$. Based on the function of the stochastic comparator, if $|X_t - X_{t-1}| < Th$, $P_Y = 0$, which means the current pixel belongs to the background; else $P_Y = 1$, which means the current pixel belongs to the foreground.

### E. KDE-Based Image Segmentation

KDE is another image segmentation algorithm which is normally used for object recognition, surveillance, and tracking. The basic approach of this algorithm is to build a background model to capture the very recent information about a sequence of images while continuously updating this information to capture fast changes in the scene. This can be used to extract changes in a video stream in real time, for instance. Since the intensity distribution of a pixel can change quickly, the density function of this distribution must be estimated at any moment of time given only the very recent history information.

Let $(X_t, X_{t-1}, X_{t-2}, \ldots, X_{t-n})$ be a recent sample of intensity values of a pixel. Using this sample of values, the probability density function (PDF) describing the distribution of intensity values that this pixel will have at time $t$ can be
nonparametrically estimated using the kernel estimator $K$

$$\text{PDF}(X_t) = \frac{1}{n} \sum_{i=1}^{n} K(X_t - X_{t-i}).$$

The kernel $K$ should be a symmetric function. For example, if we choose our kernel estimator $K$ to be $e^{-4|x|}$, then the PDF can be estimated as

$$\text{PDF}(X_t) = \frac{1}{n} \sum_{i=1}^{n} e^{-4|X_t - X_{t-i}|}. \quad (7)$$

Using this probability estimator, a pixel is considered a background pixel if $\text{PDF}(X_t)$ is less than a predefined threshold $\text{Th}$. Both the conventional implementation and the stochastic implementation of this algorithm are mapped from (7). For example, Fig. 16 shows the stochastic implementation of this algorithm based on 32 frame parameters [i.e., $n = 32$ in (7)]. Similar to the previous four algorithms, we can get the conventional implementation of this algorithm by mapping the SCEs to the corresponding conventional computing elements. The block diagram of the conventional implementation is omitted because of space limitation.

In the stochastic implementation shown in Fig. 16, the first part is 32 stochastic scaled subtractors, which are used to compute $0.5 \cdot (P_{X_t} - P_{X(t-i)})$; the second part is 32 stochastic exponentiation functions on an absolute value, which is used to implement the kernel estimator and has been introduced in Section II-D. The third part of this circuit is 31 stochastic scaled adders, which computes $P_{\text{PDF}}(X_t)$; and the last part of this circuit is a stochastic comparator, which is used to produce the final segmentation output. Based on the circuit shown in Fig. 16, if $\text{PDF}(X_t) < \text{Th}$, $P_Y = 0$, which means the current pixel belongs to the background; else $P_Y = 1$, which means the current pixel belongs to the foreground.

IV. EXPERIMENTAL RESULTS

In this section, we present the experimental results of the stochastic and conventional implementations of the five digital image processing algorithms discussed in Section III. The experiments include comparisons in terms of fault tolerance and hardware resources. We use the Xilinx System Generator [22] to estimate hardware costs since the systems built by this tool are very close to the real hardware, and can be easily verified using a field-programmable gate array (FPGA).

A. Simulation Results

We use 1024 bits to represent a pixel value in stochastic computing. The simulation results of the KDE-based image segmentation were shown in Fig. 1. The others are shown in Fig. 18. It can be seen that the simulation results generated by the stochastic implementations are almost the same as the ones generated by the conventional implementations based on binary radix. In fact, computation based on stochastic bit streams does have some errors compared to computation based on a binary radix. For applications such as image/audio processing and ANNs, however, these errors can be ignored because humans can hardly see such small differences.

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Conventional</th>
<th>Stochastic</th>
<th>Ratio (conv. vs. stoc.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Edge detection</td>
<td>776</td>
<td>110</td>
<td>7.05</td>
</tr>
<tr>
<td>Frame difference</td>
<td>486</td>
<td>107</td>
<td>4.54</td>
</tr>
<tr>
<td>Noise reduction</td>
<td>72k</td>
<td>125k</td>
<td>5.76</td>
</tr>
<tr>
<td>Contrast stretching</td>
<td>896</td>
<td>54</td>
<td>16.6</td>
</tr>
<tr>
<td>KDE</td>
<td>400k</td>
<td>1.5k</td>
<td>267</td>
</tr>
</tbody>
</table>

B. Hardware Resources Comparison

In Section III, we introduced circuit structures of both the stochastic and conventional implementations of the five digital image processing algorithms. The hardware cost of these implementations in terms of the equivalent two-input NAND gates is shown in Table I. It can be seen that the stochastic implementation uses substantially less hardware resources than the conventional implementation especially when the algorithm needs many computational elements. This is mainly because SCEs take much less hardware than the ones based on the binary radix encoding used in the conventional implementation. For example, multiplication can be implemented using a single AND gate stochastically, and the exponentiation function can be implemented stochastically using an FSM.

Note that, in our hardware evaluation, we did not consider the hardware cost of the interface circuitry, i.e., the hardware cost of encoding values by random bit streams and decoding random bit streams into other representations. In our current implementations, the interface circuitry is designed based on the linear feedback shift register (LFSR) because it is easy to implement and simulate. However, LFSR-based interface
TABLE II
FAULT-TOLERANCE TEST RESULTS

<table>
<thead>
<tr>
<th></th>
<th>Stochastic Implementations</th>
<th>Conventional Implementations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Noise</td>
<td>0%</td>
<td>1%</td>
</tr>
<tr>
<td>Edge detection</td>
<td>2.05%</td>
<td>1.97%</td>
</tr>
<tr>
<td>Frame difference</td>
<td>0.31%</td>
<td>0.40%</td>
</tr>
<tr>
<td>Noise reduction</td>
<td>1.02%</td>
<td>1.04%</td>
</tr>
<tr>
<td>Contrast stretching</td>
<td>2.55%</td>
<td>2.43%</td>
</tr>
<tr>
<td>KDE</td>
<td>0.89%</td>
<td>0.91%</td>
</tr>
</tbody>
</table>

C. Fault-Tolerance Comparison

We test the fault tolerance of both implementations by randomly injecting soft errors into the internal circuits and measuring the corresponding average output error for each implementation. The soft errors are injected as shown in Fig. 19. To inject soft errors into a computational element, such as a MUX shown in Fig. 19(a), we insert XOR gates into all of its inputs and output. For each XOR gate, one of its inputs is connected to the original signal of the MUX and the other is connected to a global random soft error source, which is implemented using an LFSR and a comparator [19]. Note that, if the output of the computational element is connected to the input of another computational element, we do not inject the error twice on the intermediate line.

If the error signal [Error A, Error B, Error S, or Error C in Fig. 19(b)] equals 1, its corresponding original signal [A, B, S, or C in Fig. 19(b)] will be flipped because of the XOR gate. If the error signal equals zero, it has no influence on its corresponding original signal. The register shown in Fig. 19(b) is used to control the soft error injection rate. If we use a k-bit LFSR and want to generate p% soft errors, we can set the register’s value to \(2^k \cdot p\). For example, in Fig. 19(b), assuming that we use a 10-bit LFSR and want to generate an error rate of 30%, we should set the register’s value to \(2^{10} \times 30\% = 307\). Note that the LFSR has a parameter called the initial value. By setting different initial values for each of the LFSRs, we can guarantee that the random soft errors generated by them are independent of each other. In addition, at each clock cycle, we only enable one LFSR to generate the soft error.

We apply this approach to each basic computational element in a circuit, such as comparator, adder, subtractor, and multiplier, in the conventional implementations; and NOT gate, AND gate, XOR gate, MUX, stochastic absolute value function, stochastic comparator, and stochastic linear gain function in the stochastic implementations. Fig. 1 uses the KDE-based image segmentation as an example to visualize the effect. We summarize the average output error of the two implementations under different soft error injection rates for all of the five algorithms in Table II. We define the height of the image to be \(H\) and the width to be \(W\), and calculate the average output error \(E\) in Table II as

\[
E = \frac{\sum_{i=1}^{H} \sum_{j=1}^{W} |T_{i,j} - S_{i,j}|}{255 \cdot H \cdot W} \quad (8)
\]

where \(S\) is the output image of the conventional implementation of an algorithm without any injected soft errors, and \(T\) is the output image of the implementation of the same algorithm with injected soft errors. We define the soft error injection rate to be \(R\), and use a linear regression model [23]

\[
E = a + b \cdot R \quad (9)
\]

to analyze the relationship between \(R\) and \(E\) based on the data in Table II. For the stochastic implementations, we get \(a < 5\%\) and \(b \approx 0\) for all the five algorithms. This analysis means that the stochastic implementations are not sensitive to the error injection rate \(R\) because the slope of the fitted line is \(b \approx 0\). However, it does have small errors even though we do not inject any soft errors in the circuit. These errors are due to approximation, quantization, and random fluctuations [19], and can be quantified by the parameter \(a\) in (9). For the conventional implementations (except the noise reduction algorithm), we get \(a \approx 0\) and \(b > 50\%\). This means that the conventional implementations are very sensitive to the soft error injection rate \(R\) because the slope of the fitted line \(b > 50\%\).

D. Fault-Tolerance Analysis

In this section, we explain why the stochastic computing technique can tolerate more errors than the conventional circuitry is expensive. In future work, we are going to design the interface circuitry based on a sigma–delta analog-to-digital conversion technique. The hardware cost for this technique is much less than the LFSR-based technique, and the random bit streams can be generated almost for free.

![Fig. 19. Soft error injection approach for a scaled addition (MUX) in stochastic computing. (a) Original circuit. (b) Circuit for simulating injected soft errors. A, B, C, and S are the original signals. Error A, Error B, Error C, and Error S are the soft error signals generated by the random soft error source. A′, B′, C′, and S′ are the signals corrupted by the soft errors.](image)
computing technique based on a binary radix. Assume that the binary radix number has $M$ bits. Consider a binary radix number

$$
P = x_12^{-1} + x_22^{-2} + \cdots + x_M2^{-M}.
$$

Assume that each bit $x_i$ ($1 \leq i \leq M$) has probability $\epsilon$ being flipped. Since bit flips happen independently, we can use $M$ independent random Boolean variables $R_1, \ldots, R_M$ to indicate the bit flips. Specifically, if $R_i = 1$, then bit $x_i$ is flipped; otherwise, bit $x_i$ is not flipped. We have $P(R_i = 1) = \epsilon$.

Now we can model the overall error with random variables $R_1, \ldots, R_M$. If the $i$th bit is flipped, then the bit value becomes $1 - x_i$; otherwise, it stays the same. Assume that the bit flips randomly occurring, the value of the $i$th bit is also a random variable, which can be represented as

$$
X_i = (1 - x_i)R_i + x_i(1 - R_i).
$$

It can be easily seen that

$$
P(X_i = 1 - x_i) = \epsilon, \quad P(X_i = x_i) = 1 - \epsilon.
$$

Now with independent random bit flips occurring at each bit, the binary radix number is

$$
q = X_12^{-1} + X_22^{-2} + \cdots + X_M2^{-M} = \sum_{i=1}^{M} [(1 - x_i)R_i + x_i(1 - R_i)]2^{-i}.
$$

The error is

$$
e = q - p = \sum_{i=1}^{M} [(1 - x_i)R_i + x_i(1 - R_i)]2^{-i} - \sum_{i=1}^{M} x_i2^{-i}
$$

$$
= \sum_{i=1}^{M} (1 - 2x_i)R_i2^{-i}
$$

which is also a random variable.

Now we consider the mean of the error $e$ and the variance of the error $e$. Since $R_1, \ldots, R_M$ are independent, from (10), we have

$$
E[e] = \sum_{i=1}^{M} (1 - 2x_i)2^{-i}E[R_i]
$$

$$
Var[e] = \sum_{i=1}^{M} (1 - 2x_i)^22^{-2i}Var[R_i].
$$

For each $R_i$, it can be easily shown that

$$
E[R_i] = \epsilon, \quad Var[R_i] = \epsilon(1 - \epsilon).
$$

Therefore

$$
E[e] = \sum_{i=1}^{M} (1 - 2x_i)2^{-i}\epsilon
$$

$$
= \epsilon \left( \sum_{i=1}^{M} 2^{-i} - 2 \sum_{i=1}^{M} x_i2^{-i} \right)
$$

$$
\approx (1 - 2p)\epsilon.
$$

Notice that $x_i$ is either 0 or 1. Thus $(1 - 2x_i)^2 = 1$. Therefore

$$
Var[e] = \sum_{i=1}^{M} (1 - 2x_i)^22^{-2i}(1 - \epsilon)
$$

$$
= \sum_{i=1}^{M} 2^{-2i}(1 - \epsilon) \approx \frac{1}{3}(1 - \epsilon).
$$

Now we consider the stochastic encoding of the same value $p$ as in the binary radix case. We need a bit stream of length $N = 2^M$. Suppose that the bit stream is $y_1, y_2, \ldots, y_N$. We have

$$
p = \frac{1}{N} \sum_{i=1}^{N} y_i.
$$

Similarly, we use the random Boolean variable $S_i$ to indicate whether bit $y_i$ is flipped or not. If $S_i = 1$, bit $y_i$ is flipped to $1 - y_i$; otherwise, it stays the same. Assume that the bit flip rate for the stochastic encoding is the same as that for the binary radix encoding; then we have $P(S_i = 1) = \epsilon$.

With bit flips randomly occurring, the value of the $i$th bit is also a random variable, which can be represented as

$$
Y_i = (1 - y_i)S_i + y_i(1 - S_i).
$$

Now with independent random bit flips occurring at each bit, the actual value represented by the stream is

$$
q = \frac{1}{N} \sum_{i=1}^{N} Y_i = \frac{1}{N} \sum_{i=1}^{N} [(1 - y_i)S_i + y_i(1 - S_i)].
$$

The error is

$$
e = q - p
$$

$$
= \frac{1}{N} \sum_{i=1}^{N} [(1 - y_i)S_i + y_i(1 - S_i)] - \frac{1}{N} \sum_{i=1}^{N} y_i
$$

$$
= \frac{1}{N} \sum_{i=1}^{N} (1 - 2y_i)S_i.
$$

Now we evaluate $E[e]$ and $Var[e]$. We apply the independence and obtain

$$
E[e] = \frac{1}{N} \sum_{i=1}^{N} (1 - 2y_i)E[S_i]
$$

$$
= \frac{1}{N} \sum_{i=1}^{N} (1 - 2y_i)\epsilon
$$

$$
= (1 - 2p)\epsilon.
$$

and

$$
Var[e] = \sum_{i=1}^{N} \frac{(1 - 2y_i)^2}{N^2}Var[S_i] = \frac{1}{N}(1 - \epsilon).
$$

It can be seen that bit flips cause errors in both the binary radix encoding and the stochastic encoding. With the same bit flip rate, both the binary radix and the stochastic encoding have the same average error. However, in terms of the variation of the error, they are different. The variation of the error for the binary radix encoding is a constant, independent of the number of bits. The variation of the error for the stochastic
encoding is inversely proportional to the length of the bit stream. Increasing the length reduces the variation of error.

Now consider error distributions. The error distribution of the binary radix encoding and that of the stochastic encoding essentially have the same center, since they have the same mean value. However, the error distribution of the binary radix encoding is much wider than that of the stochastic encoding, since the former’s variance is larger than the latter’s. Thus, we have a large chance to obtain a large error by sampling the error distribution of the binary radix encoding. For example, in the KDE-based image segmentation experiment shown in Fig. 1, we can consider it a sample from the error distribution. Thus, in the experimental results, we observe large errors for the binary radix encoding.

Note that the introduction of the FSM computing elements adds interdependence between bits in stochastic computing. The analysis presented above does not consider this, and instead assumes independence among the bit streams. Compared to the error in the combinational logic-based stochastic computing elements, the error due to the effect of soft errors affecting multiple bits in the FSM computing elements is affected by two additional factors: the number of states of the FSM and the relative location of the multiple bit flips. More states cause fewer errors, and adjacent multiple bit flips cause more errors. Based on our experiments, if the FSM has more than eight states, the adjacent multiple bit flips will not contribute too many errors (less than 1%) in the final results. We plan to make a detailed analysis of the errors in the FSM-based stochastic computing elements in our future work.

E. Dealing With Long Latencies

The main issue of the stochastic computing technique is the long latency, because a pixel value is represented using a long bit stream. But this issue can be solved using a higher operational frequency or a parallel processing approach. We can use a higher operational frequency because the stochastic computing circuitry is very simple and has a shorter critical path than the corresponding conventional implementation. The parallel processing approach can be used to further reduce the latency by trading off hardware area with time. Assume we use \( L \) bits to represent a pixel value stochastically. Under the same operational frequency, the latency of the stochastic implementation without parallel processing is \( L \) times longer than the conventional implementation. However, many image processing applications exhibit data parallelism, that is, multiple pixels can be processed simultaneously. Thus, we can make multiple copies of a single stochastic implementation to process multiple pixels in parallel. We list the hardware cost in terms of equivalent two-input gates for the single stochastic implementation and the single conventional implementation for the five algorithms in Table I. Assume that \( n \) pixels are processed in parallel in the stochastic implementation. If we keep the area of the parallel stochastic implementation to be smaller than a single copy of conventional implementation, then the fourth column “Ratio” of Table I will be the maximum value of \( n \) for the corresponding algorithms. However, if a pixel value is represented using \( L \) bits, the parallel stochastic implementation will still be \( L/n \) times slower than the sequential conventional implementation.

F. Energy Consumption Comparison

Although the stochastic implementations of digital image processing algorithms have lower hardware cost and can tolerate more errors, they might consume more energy. It depends on how complex the algorithms are and how many bits are used to represent a pixel value stochastically. If we use \( L \) bits to represent a pixel value stochastically, the processing time of the stochastic implementation will be \( L \) times slower than the corresponding conventional implementation. We evaluate the energy consumption using the product of the hardware cost (shown in Table I) and the corresponding processing time. Specifically, for each algorithm

\[
\frac{E_{\text{conv}}}{E_{\text{stoch}}} = \frac{\text{Area}_{\text{conv}}}{\text{Area}_{\text{stoch}}} \cdot \frac{\text{Time}_{\text{conv}}}{\text{Time}_{\text{stoch}}} = \frac{\text{Area Ratio}}{L}
\]

where Area Ratio is shown in the fourth column of Table III. We show the comparison results in Table III. It can be seen that, for a simple algorithm, such as the image edge detection, the stochastic implementation consumes more energy even if \( L > 7 \). For a complex algorithm, though, such as the KDE-based image segmentation, the stochastic implementation consumes less energy than the conventional implementation if \( L \leq 256 \).

We also compare the area–delay product for different implementations, and the results are shown in Table IV. The area has been given in Table I. The delay is evaluated using the number of gates in the critical path of different implementations. Note that the delay of the stochastic implementations is multiplied by \( 2^10 \), because we represent the pixel value using 1024 bits in the current experiments. The data in Table IV show the same results as the ones in Table III the area–delay products of different implementations depend on the algorithm complexity. For a simple algorithm, such as the image edge detection, the area–delay product of the conventional implementation is smaller. For a complex algorithm, though, such as the KDE-based image segmentation, the area–delay product of the stochastic implementation is smaller.
V. CONCLUSION

In this paper, we first introduced a collection of SCEs. Then, as case studies, we demonstrated the stochastic implementations of five digital image processing algorithms based on these SCEs. Our experimental results show that stochastic implementations are remarkably tolerant to soft errors and have very low hardware cost. However, owing to the nature of the encoding, stochastic implementations introduce some variance. Accordingly, this technique can be applied in those applications that mandate high reliability but do not require high precision and can tolerate some variance. For such applications, representing a value by a 1024-bit stochastic bit stream will guarantee a sufficiently accurate result [19]. The most significant tradeoff with a stochastic implementation is that it generally entails a high latency. However, as we discussed, this issue can be mitigated by using a higher operational frequency or by using parallel processing. In future work, we plan to investigate novel coding schemes that limit the bit stream length while preserving good randomness or pseudorandomness. We also plan to analyze the errors in the FSM-based stochastic computing elements in more detail.

APPENDIX

In the Appendix, we prove the stochastic linear gain function proposed by Brown and Card [4]. Based on the state transition diagram shown in Fig. 7, if the inputs \( X \) and \( K \) are stochastic bit streams with fixed probabilities, then the random state transition shown in Fig. 7 will eventually reach an equilibrium state, where the probability of transitioning from state \( S_i \) to its adjacent state \( S_{i+1} \) equals the probability of transitioning from state \( S_{i+1} \) to state \( S_i \). Thus, we have

\[
\begin{align*}
    &P_{i+1} \cdot P_X = P_{i+1} \cdot (1 - P_X) \cdot P_K, \quad 0 \leq i \leq \frac{N}{2} - 2 \\
    &P_{\frac{N}{2} - 1} \cdot P_X = P_{\frac{N}{2}} \cdot (1 - P_X) \\
    &P_i \cdot P_X = P_{i+1} \cdot (1 - P_X), \quad \frac{N}{2} \leq i \leq N - 2
\end{align*}
\]  

(11)

where \( P_i \) is the probability that the current state is \( S_i \) in the equilibrium state, \( P_X \) is the probability of “1”s in the input bit stream \( X \), and \( P_K \) is the probability of “1”s in the input bit stream \( K \). Note that \( 0 < P_X < 1 \) and \( 0 < P_K < 1 \). When \( P_X \) (or \( P_K \)) is 0 or 1, we cannot use (11) to analyze the state transition diagram shown in Fig. 7. However, in these cases, it is easy to prove the results in (4) based on the state transition diagram shown in Fig. 7.

The individual state probabilities \( P_i \) must sum to unity over all \( S_i \), giving

\[
\sum_{i=0}^{N-1} P_i = 1. 
\]  

(12)

We define \( t = (P_X)/(1 - P_X) \), and \( A \) and \( B \) as follows:

\[
A = \sum_{i=0}^{N-1} t^i \cdot P^{i+1-N}_K, \quad B = \sum_{i=0}^{N-1} t^i \cdot P^{-i}_K. 
\]  

(13)

Based on (11) and (12), we have

\[
P_i = \begin{cases} 
    \frac{t^i \cdot P^i_K}{A + B}, & 0 \leq i \leq \frac{N}{2} - 1 \\
    \frac{t^i \cdot P^{i+1-N}_K}{A + B}, & \frac{N}{2} \leq i \leq N - 1.
\end{cases} 
\]  

(14)

Based on the state transition diagram shown in Fig. 7, we can represent \( P_Y \), i.e., the probability of “1”s in the output bit stream \( Y \), in terms of \( P_i \) as follows:

\[
P_Y = \sum_{i=0}^{N-1} P_i. 
\]  

(15)

If we substitute \( P_i \) from (14), we can rewrite (15) as

\[
P_Y = \frac{P_X}{1 + t}. 
\]  

(16)

Next we prove (4) based on different intervals of \( P_X \).

1) \( 0 < P_X \leq \frac{P_K}{1 + P_K} \)

Because

\[
t = \frac{P_X}{1 - P_X},
\]

we have

\[
P_X = \frac{t}{1 + t}.
\]

Since \( P_X \leq \frac{P_K}{1 + P_K} \), we have

\[
t \leq \frac{P_K}{1 + P_K},
\]

i.e., \( \frac{t}{1 + t} \leq 1 \), and

\[
t \cdot P_K = \frac{t}{1 + t} \cdot P^{1-N}_K \leq P^{2}_K < 1.
\]

Thus, based on (16) and (17),

\[
A = \frac{\frac{t}{1 + t} \cdot P^{\frac{1}{2}}_K}{1 - t \cdot P_K}, \quad B = \frac{1}{1 - t \cdot P_K}, \quad \frac{t}{P_K} < 1.
\]

If \( \frac{t}{P_K} < 1 \), then

\[
\lim_{N \to \infty} \frac{A}{B} = \frac{P_K - t}{1 - t \cdot P_K} \cdot \lim_{N \to \infty} \left( \frac{t}{P_K} \right)^{\frac{N}{2}} = 0.
\]
If \( \frac{N}{\tau_K} = 1 \), then 
\[
\lim_{N \to \infty} \frac{A}{B} = \frac{2PK}{(1 - t \cdot PK)N} = 0.
\]
Thus, 
\[
\lim_{N \to \infty} P_Y = \lim_{N \to \infty} \frac{A}{B} = 0.
\]

2) \( \frac{P_K}{1 + P_K} < P_X < \frac{1}{1 + P_K} \). Because \( \frac{P_K}{1 + P_K} < P_X \), we have \( \frac{t}{t + 1} > 1 \). Because \( P_X < \frac{1}{1 + P_K} \), we have \( t \cdot PK < 1 \). Thus
\[
A = \frac{N}{\tau_K} \cdot P_K^{1 - \frac{N}{\tau_K}} \cdot (1 - \frac{N}{\tau_K} \cdot P_K^{\frac{N}{\tau_K}}), \quad t \cdot PK > 1
\]
\[
B = \frac{N}{2} \cdot P_K^{1 - \frac{N}{2}}, \quad t \cdot PK = 1
\]
\[
B = 1 - \frac{N}{\tau_K} \cdot P_K^{\frac{N}{\tau_K}}, \quad t \cdot PK < 1
\]

If \( t \cdot PK > 1 \),
\[
\lim_{N \to \infty} \frac{B}{A} = \lim_{N \to \infty} \frac{1 - \frac{N}{\tau_K} \cdot P_K^{\frac{N}{\tau_K}}}{(1 - t \cdot PK)^{\frac{N}{\tau_K}} \cdot (\frac{t}{t + 1})^{\frac{N}{\tau_K}}} = 1 - \frac{t}{PK} \cdot 0 = 0.
\]

If \( t \cdot PK = 1 \),
\[
\lim_{N \to \infty} \frac{B}{A} = \lim_{N \to \infty} \frac{P_K^{\frac{N}{\tau_K}}}{(PK - t)^{\frac{N}{\tau_K}}} = \lim_{N \to \infty} \frac{P_K^{\frac{N}{\tau_K}} - 1}{(PK - t)^{\frac{N}{\tau_K}}} = 0.
\]
Thus
\[
\lim_{N \to \infty} P_Y = \lim_{N \to \infty} \frac{1}{1 + \frac{N}{A}} = 1.
\]

Based on the above discussion, (4) has been proved. The simulation result can be found in [4].

ACKNOWLEDGMENT

The authors would like to thank the reviewers from the 22nd IEEE International Conference on Application-Specific, Architectures and Processors and the 29th IEEE International Conference on Computer Design for their comments.

REFERENCES


Peng Li received the B.Sc. degree in electrical engineering from North China Electric Power University, Beijing, China, and the M.Eng. degree from the Institute of Microelectronics, Tsinghua University, Beijing, in 2005 and 2008, respectively. He is currently pursuing the Ph.D. degree with the Electrical and Computer Engineering Department, University of Minnesota Twin Cities, Minneapolis, MN, USA.

His current research interests include very large scale integration design for digital signal processing, stochastic computing, and high-performance storage architecture.

David J. Lilja (F'06) received the B.S. degree in computer engineering from Iowa State University, Ames, USA, and the M.S. and Ph.D. degrees in electrical engineering from the University of Illinois at Urbana-Champaign, Urbana, IL, USA.

He is currently a Professor and the Head of the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA. He was a Development Engineer with Tandem Computers Inc. His current research interests include computer architecture, computer systems performance analysis, and high-performance storage systems, particularly interaction of computer architecture with software, compilers, and circuits.

Dr. Lilja was the Chair and on the program committees of numerous conferences. He was a Fellow of the American Association for the Advancement of Science.

Weikang Qian (M’11) received the B.Eng. degree in automation from Tsinghua University, Beijing, China, and the Ph.D. degree in electrical engineering from the University of Minnesota, Minneapolis, MN, USA, in 2006 and 2011, respectively.

He is currently an Assistant Professor with the University of Michigan-Shanghai Jiao Tong University Joint Institute, where he joined in 2011. His current research interests include computer-aided design of integrated circuits, circuit design for emerging technologies, and fault-tolerant computing.

Kia Bazargan (SM’07) received the B.Sc. degree in computer science from Sharif University, Tehran, Iran, and the M.S. and Ph.D. degrees in electrical and computer engineering from Northwestern University, Evanston, IL, USA, in 1998 and 2000, respectively.

He is currently an Associate Professor with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA.

Dr. Bazargan was a recipient of the US National Science Foundation Career Award in 2004. He was a Guest Co-Editor of the ACM Transactions on Embedded Computing Systems Special Issue on Dynamically Adaptable Embedded Systems in 2003. He was on the technical program committee of a number of the IEEE/ACM-sponsored conferences, including Field Programmable Gate Array, Field Programmable Logic, Design Automation Conference (DAC), International Conference on Computer-Aided Design, and Asia and South Pacific DAC. He was an Associate Editor of the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS from 2005 to 2012. He is a Senior Member of the IEEE Computer Society.

Marc D. Riedel (SM’12) received the B.Eng. degree in electrical engineering from McGill University, Montreal, QC, Canada, and the M.Sc. and Ph.D. degrees in electrical engineering from the California Institute of Technology (Caltech), Pasadena, CA, USA.

He is currently an Associate Professor of electrical and computer engineering with the University of Minnesota, Minneapolis, MN, USA, where he is a member of the Graduate Faculty of biomedical informatics and computational biology. From 2004 to 2005, he was a Lecturer of computation and neural systems with Caltech. He was with Marconi Canada, CAE Electronics, Toshiba, and Fujitsu Research Labs.

Dr. Riedel was a recipient of the Charl H. Wilts Prize for the Best Doctoral Research in Electrical Engineering at Caltech, the Best Paper Award at the Design Automation Conference, and the U.S. National Science Foundation CAREER Award.